Preprint Article Version 1 Preserved in Portico This version is not peer-reviewed

Analog Implementation of a Spiking Neuron with Memristive Synapses for Deep Learning Processing

Version 1 : Received: 30 May 2024 / Approved: 30 May 2024 / Online: 31 May 2024 (10:02:57 CEST)

A peer-reviewed article of this Preprint also exists.

Ramirez-Morales, R.R.; Ponce-Ponce, V.H.; Molina-Lozano, H.; Sossa-Azuela, H.; Islas-García, O.; Rubio-Espino, E. Analog Implementation of a Spiking Neuron with Memristive Synapses for Deep Learning Processing. Mathematics 2024, 12, 2025. Ramirez-Morales, R.R.; Ponce-Ponce, V.H.; Molina-Lozano, H.; Sossa-Azuela, H.; Islas-García, O.; Rubio-Espino, E. Analog Implementation of a Spiking Neuron with Memristive Synapses for Deep Learning Processing. Mathematics 2024, 12, 2025.

Abstract

Analog neuromorphic prototyping is crucial for creating spiking neuron models that use memristive devices as synapses to design integrated circuits that leverage on-chip parallel deep neural networks. These models mimic how biological neurons in the brain communicate through electrical potentials. Doing so enables more powerful and efficient functionality than traditional artificial neural networks that run on von Neumann computers or graphic processing unit-based platforms. This technology can accelerate deep learning processing, aiming to exploit the brain’s unique features of asynchronous and event-driven processing by leveraging neuromorphic hardware’s inherent parallelism and analog computation capabilities. Therefore, this paper presents the design and implementation of a leaky integrate and fire neuron prototype implemented with commercially available components on a PCB board. Simulations conducted in LTSpice agree well with the electrical test measurements. The results demonstrate that this design can be employed to interconnect many boards to build layers of physical spiking neurons, interconnected with spike-timing-dependent plasticity as the primary learning algorithm, contributing to the realization of experiments in the early stage of adopting neuromorphic computing.

Keywords

neuromorphic; CMOS; deep Learning; memristor; STDP; SNN

Subject

Computer Science and Mathematics, Artificial Intelligence and Machine Learning

Comments (0)

We encourage comments and feedback from a broad range of readers. See criteria for comments and our Diversity statement.

Leave a public comment
Send a private comment to the author(s)
* All users must log in before leaving a comment
Views 0
Downloads 0
Comments 0


×
Alerts
Notify me about updates to this article or when a peer-reviewed version is published.
We use cookies on our website to ensure you get the best experience.
Read more about our cookies here.